

# PATENT ABSTRACTS OF JAPAN

(11)Publication number : 10-162568

(43)Date of publication of application : 19.06.1998

(51)Int.Cl.

G11C 11/401

G11C 11/409

(21)Application number : 08-321739

(71)Applicant : TOSHIBA CORP

(22)Date of filing : 02.12.1996


(72)Inventor : HAGA AKIRA  
YABE TOMOAKI  
MIYANO SHINJI

## (54) SEMICONDUCTOR STORAGE

### (57)Abstract:

**PROBLEM TO BE SOLVED:** To read data from a plurality of columns without any contention.

**SOLUTION:** An even column is arranged at a memory cell array 10a and an odd column is arranged at a memory cell array 10b. A column address signal is inputted to an adder 30 via a buffer 17. When data are read from at least two columns, the adder 30 generates a column address where the address value of the column address signal is increased by one, gives a column address for specifying the even column to a column decoder 18a, and gives a column address signal for specifying the odd column to a column decoder 18b.



## LEGAL STATUS

[Date of request for examination] 29.03.2001

[Date of sending the examiner's decision of rejection] 09.12.2003

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of